- Module 1: Basics of Unix/Linux 3
- Introduction to Unix/Linux OS ArchitectureLecture1.1
- UNIX Directory Structures and Unix CommandsLecture1.2
- UNIX ShellsLecture1.3
- Module 2: Digital logic Fundamentals and Advanced Digital Design 4
- Importance and advantages of digital electronicsLecture2.1
- Digital Number System, Binary logic gates & Boolean algebraLecture2.2
- Combinational and Sequential circuit designsLecture2.3
- Finite state machine optimizationLecture2.4
- Module 3: ASIC/FPGA/SOC Design Flow 4
- What is FPGA? What is ASIC?Lecture3.1
- Overview of FPGA/ASIC/SOC design flowLecture3.2
- FPGA Vs ASIC comparison summaryLecture3.3
- How to choose between FPGA or ASICLecture3.4
- Module 4: RTL Coding - Verilog HDL 8
- Introduction to RTL codingLecture4.1
- Overview of digital design with verilog HDLLecture4.2
- Design modelling with examplesLecture4.3
- Tasks and functionsLecture4.4
- RTL Simulation and synthesisLecture4.5
- Creating power friendly RTL & Timing analysisLecture4.6
- Module level test bench developmentLecture4.7
- RTL design optimization techniquesLecture4.8
- Module 5: Programmable Logic Design 3
- Read only Memories (ROM)Lecture5.1
- PALs & PALsLecture5.2
- CPLDs & FPGAsLecture5.3
- Module 6: FPGA Design Example 5
- FPGA ArchitectureLecture6.1
- Dual port memory – Example designLecture6.2
- FPGA design FlowLecture6.3
- Bit file generation & downloading the Hex file to FPGA deviceLecture6.4
- FPGA validation through chipscope & DS5 debuggerLecture6.5
- Module 7: Advanced FPGA Concepts 3
- Module 8: Xilinx Design Implementation tools & Xilinx's Evalution board for Prototyping 5
- Xilinx tool introduction & InstallationLecture8.1
- RTL simulation – Qsim from Mentor graphicsLecture8.2
- Hands-on experience in using vivado design suite for design synthesis and ImplementationLecture8.3
- Hands-on experience in using chipscope and DS5 debugger for debugging functioality failuresLecture8.4
- Project work and board bring upLecture8.5
- Module 9: Mini & Major Projects on FPGA Device 1
- Mini & Major Projects on FPGA DeviceLecture9.1
- Module 10: Mock Interviews & Personality Improvement 1
- Mock Interviews & Personality ImprovementLecture10.1
This content is protected, please login and enroll in the course to view this content!